Implementation of a complete gate for quantum-dot cellular automata

Abstract

In the last few decades, scaling in feature size and increase in processing power have been achieved by conventional CMOS technology. Due to basic physical limitations, the conventional VLSI technology faces serious challenging problems in feature size reduction. Quantum dot cellular automata (QCA) has the potential to be one of the features promising nanotechnologies because of higher speed, smaller size and lower power consumption in comparison with transistor-based technology. In this paper, a complete Gate structure for implementation in QCA is presented. The inputs of the proposed structure are a, b and Cin (carry in) and the outputs are AND, OR, NAND, NOR, XOR, XNOR, NOT (Not a), Sum and Cout (carry out). The proposed layout is designed and simulated in the QCADesigner software. The results show that, our complete Gate structure is optimized in terms of cell count, area, and delay. Therefore, this structure can be used in designing of QCA based circuits.